Sr. ASIC Design Engineer at NVIDIA
Aug 2014 - Present
Involved in architecture and design of low-power methodologies for the advanced process nodes for discrete and integrated GPUs. Developing methodology to generate temperature maps for partitions for general use-cases for mobile processors (Tegra).
Masters of Engineering, Microelectronics at BITS Pilani, Hyderabad
Jul 2009 - Apr 2011